

NOVEMBER 17, 1983

**SPECIAL REPORT: CLEVER ROBOTS ARM FOR FACTORY JOBS/116**

C-MOS, 3-d ICs, and power devices spark IEDM/135

Small chunks of EE-PROM personalize microcomputer chips/99

SIX DOLLARS A Mc GRAW-HILL PUBLICATION

# Electronics®

## THE TRANSPUTER

# #  
I4ZA FNS223 44DA1 MAR86  
DV FANSLER  
BIOMEDICAL REF LAB 97  
BOX 2230 1447 YORK CT 02019  
BURLINGTON NC 27215



**A CONCURRENT  
SYSTEM COMPONENT**

# Designer's casebook

## Interfacing an EE-PROM with an 8-bit microprocessor

by David V. Fansler  
Roche Biomedical Laboratories Inc., Burlington, N. C.

With the advent of the 5-volt-only electrically erasable programmable read-only memory, single-board micro-

computer systems that require nonvolatile memory no longer need a battery back-up circuit: with this circuit, Seeq Technology Inc.'s 2-K-by-8-bit EE-PROM can interface with RCA's 8-bit microprocessor CDP1802A. Although the EE-PROM's read time is fast, its write time is several magnitudes greater than the write time for a normal random-access memory.

The microprocessor's address bus is multiplexed with its timing pulse, TPA, latching the upper address lines, A<sub>8</sub>-A<sub>15</sub>, into latch U<sub>3</sub> (see figure). While A<sub>0</sub>-A<sub>10</sub> feed EE-PROM U<sub>2</sub>, A<sub>11</sub>-A<sub>15</sub> drive decoder U<sub>4</sub>, which selects the

eight memory banks, all of them 2-K bytes apart.

The first output of the decoder, employed as an EE-PROM enable, is NORed with the memory-write signal provided by microprocessor U<sub>1</sub>. So when a memory write

**Interface.** This circuit links RCA's 8-bit microprocessor CDP1802A with Seeq's 5-volt-only electrically erasable PROM 5213H and provides the system with nonvolatile memory that needs no battery backup. Address lines A<sub>0</sub> through A<sub>10</sub> feed the EE-PROM, while A<sub>11</sub> through A<sub>15</sub> drive decoder U<sub>4</sub>. The first output of this decoder covers the memory address 0000<sub>16</sub>-07FF<sub>16</sub>. It also the EE-PROM-enable pulse that is NORed with the memory-write signal generated by the processor. As a result, the logic generates a 1.2-ms wait pulse, which freezes all output lines when a memory write is requested.

is requested, NOR gate U<sub>7-a</sub>'s output goes from low to high and clocks flip-flop U<sub>11</sub>. This enables the flip-flop's Q output to generate a low wait pulse that when fed to the microprocessor causes all output lines to freeze in their current state. Also, U<sub>7-a</sub>'s output simultaneously initiates presetable down-counters U<sub>9</sub> and U<sub>10</sub>, enabling U<sub>9</sub>, which is clocked by U<sub>8</sub>'s output, to generate a negative-going pulse every 200 microseconds. Counter U<sub>10</sub> counts these pulses for a period of 1.2 milliseconds.

U<sub>10</sub>'s output resets U<sub>11</sub> at the end of 1.2 ms and clears the wait timing condition. For the processor to respond to this condition, it is necessary to use a faster microprocessor, such as CDP1802A.

A 470-ohm pull-up resistor connected to the EE-PROM's write-enable pin stops false write-up when the power is switched on. This resistor also acts as the pull-up for bilateral switch U<sub>12</sub>, used in a pseudo-open-collector mode. So when the +5-v supply falls below 4.5 v, inverter U<sub>5-r</sub>'s output goes high and the associated logic prevents premature memory write. □

